• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Friday, May 15, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » SiFive Adopts NVIDIA NVLink Fusion for RISC-V AI Data Center Platforms

SiFive Adopts NVIDIA NVLink Fusion for RISC-V AI Data Center Platforms

January 15, 2026
in Semiconductors
A A

SiFive announced plans to integrate NVIDIA NVLink Fusion into its high-performance, data-center-class RISC-V compute platforms, enabling coherent, high-bandwidth connectivity between SiFive CPUs and NVIDIA GPUs and accelerators. The move targets next-generation AI data centers where training and inference workloads increasingly stress power budgets and data movement efficiency.

AI system architects are rethinking CPU–GPU coupling as workloads scale faster than available power and cooling envelopes. SiFive positions its customizable RISC-V cores, coherent fabrics, and memory hierarchies as a way for cloud providers and system vendors to tailor CPUs to specific AI workloads while retaining software portability across the RISC-V ecosystem.

By adopting NVLink Fusion, SiFive platforms gain direct, coherent links to NVIDIA accelerators, reducing latency and improving utilization compared with traditional CPU-to-accelerator interconnects. SiFive said aligning its roadmap with NVLink Fusion supports heterogeneous, co-designed AI systems that combine open CPU architectures with high-bandwidth interconnects.

  • Integration of NVIDIA NVLink Fusion with SiFive data center RISC-V platforms
  • Coherent, high-bandwidth CPU–GPU connectivity for AI training and inference
  • Focus on performance per watt and efficient data movement at scale
  • Support for heterogeneous systems combining CPUs, GPUs, and custom accelerators
  • Target customers include hyperscalers, cloud providers, and system vendors

“By integrating NVLink Fusion with SiFive’s high-performance compute subsystems, we’re enabling customers with an open and customizable CPU platform that pairs seamlessly with NVIDIA’s AI infrastructure to deliver efficiency at data center scale,” said Patrick Little, President and CEO of SiFive.

🌐  Analysis

The announcement reflects a broader industry push toward tighter CPU–GPU coupling as AI infrastructure shifts to co-designed architectures optimized for power efficiency and scale. It also places RISC-V more directly into competition with Arm and x86 platforms that already support advanced coherent interconnects for AI data centers.

Founded in 2015 by Dr. Krste Asanović and Dr. Yunsup Lee—co-creators of RISC-V at UC Berkeley—SiFive’s mission is to enable customizable, power-efficient compute platforms spanning embedded, edge, automotive, and data center workloads. The company’s core technology includes configurable RISC-V CPU IP, SoC platforms, and design services, with flagship offerings such as the Intelligence and Performance core families targeting AI acceleration and high-end compute. SiFive has raised over $350 million in venture funding from investors including Sutter Hill Ventures, Spark Capital, and Qualcomm Ventures, and works with a broad ecosystem of silicon partners, foundries, and system vendors. Key milestones include the commercialization of RISC-V processor IP at scale, expansion into data center-class designs, and strategic collaborations aimed at positioning RISC-V as a viable alternative in AI and high-performance computing infrastructure.

🌐 We’re tracking the latest developments in networking silicon. Follow our ongoing coverage at: https://convergedigest.com/category/semiconductors/

Tags: SiFive
ShareTweetShareSummarizeSummarize
Previous Post

CoreSite Expands 400G Cloud Interconnect with AWS in Chicago

Next Post

Cloudflare Acquires Astro to Push Faster, Server-First Web Development

Jim Carroll

Jim Carroll

Editor and Publisher, Converge! Network Digest, Optical Networks Daily - Covering the full stack of network convergence from Silicon Valley

Related Posts

Semiconductors

SiFive Raises $400M to Advance RISC-V Data Center CPUs

April 9, 2026
Semiconductors

SiFive XM Targets RISC-V Scalable AI compute clusters

September 18, 2024
All

SiFive intros RISC-V processors for automobiles

September 13, 2022
Semiconductors

SiFive raises $175 million in Series F funding for RISC-V

March 21, 2022
All

Alphawave IP to acquire OpenFive Business Unit from SiFive for $210m

March 14, 2022
All

SiFive launches two high performance RISC-V cores

June 22, 2021
Next Post

Cloudflare Acquires Astro to Push Faster, Server-First Web Development

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version