• Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Sunday, June 7, 2026
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Intel announces Cooper Lake with up to 56 cores

Intel announces Cooper Lake with up to 56 cores

August 7, 2019
in All
A A

The next-generation Intel Xeon Scalable processor platform (codename Cooper Lake) promises twice the processor core count (up to 56 cores), higher memory bandwidth, and higher AI inference and training performance compared to the standard Intel Xeon Platinum 8200 platforms.

Intel says Cooper Lake, which will have platform compatibility with the upcoming 10nm Ice Lake processor, will be the first x86 processor to deliver built-in AI training acceleration through new bfloat16 support added to Intel Deep Learning Boost.

Availability is expected in the first half of 2020.

“We are excited about the early customer deployments of the Intel Xeon Platinum 9200 series that we introduced as part of our 2nd Generation Intel Xeon Scalable processor family. Bringing a 56-core processor into our mainline Intel Xeon Scalable processor family in the next generation will further expand our ability to address customer needs for the highest levels of performance in artificial intelligence, high-performance computing and high-density infrastructure,” stated Lisa Spelman, vice president and general manager of Data Center Marketing, Intel.

Tags: Blueprint columnsIntel
ShareTweetShareSummarizeSummarize
Previous Post

NTT cites rising data communication sales, lower mobile revenue

Next Post

Mellanox combines Ethernet and InfiniBand with AMD EPYC 7002

Staff

Staff

Related Posts

Financials

Intel Appoints Client Computing Chief and CTO

May 4, 2026
All

Intel Q1 2026: AI Drives 22% Data Center Growth, Foundry Revenue Up

April 23, 2026
Semiconductors

Intel, Google Expand AI Infrastructure Pact Around Xeon and Custom IPUs

April 9, 2026
AI Infrastructure

SambaNova and Intel Advance Heterogeneous Architecture for Agentic AI Inference

April 8, 2026
Semiconductors

Intel Foundry Demos 19 μm GaN Chiplet with Integrated Logic 

April 8, 2026
All

Intel Confirms Role in Terafab Initiative

April 7, 2026
Next Post

Mellanox combines Ethernet and InfiniBand with AMD EPYC 7002

Please login to join discussion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version