• Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Sunday, June 7, 2026
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Altera Demos 20 nm Transceiver at 32 Gbps

Altera Demos 20 nm Transceiver at 32 Gbps

April 8, 2013
in All
A A

Altera is demonstrating the industry’s first 20nm programmable device with 32-Gbps transceiver capabilities. The device is based on TSMC’s 20SoC process technology.

Altera said its demo validates the performance capabilities of 20 nm silicon.

The transceiver technology will be integrated into Altera’s 20 nm FPGA products, fabricated on TSMC’s 20SoC process. These devices enable customers to design next-generation serial links with the lowest power consumption, fastest timing closure and the highest quality signal integrity.

Altera is currently shipping 28 nm FPGAs with monolithically integrated low-power transceivers operating at 28 Gbps.

http://www.altera.com/32gbps-20nm

Tags: AlteraBlueprint columnsFPGASilicon
ShareTweetShareSummarizeSummarize
Previous Post

Alcatel-Lucent Conducts VDSL2 Vectoring Tests with China Telecom & Tunisie Telecom

Next Post

TI implements H.265 on KeyStone multicore DSPs

Staff

Staff

Related Posts

Space

Altera Targets Adaptive Optical Networking for Multi-Domain Space 

May 26, 2026
Semiconductors

Altera Extends FPGA Product Lifecycles to 2045

April 9, 2026
Semiconductors

Altera Takes Flight as an Independent Company

September 15, 2025
Semiconductors

Intel Sells 51% of Altera to Silver Lake for $8.75B, Appoints New CEO

April 14, 2025
Data Centers

Montage Technology Samples PCIe 6.x/CXL 3.x Retimer Chips

January 22, 2025
Sandra Rivera, Intel executive vice president and general manager of the Data Center and AI Group, displays a 5th Gen Intel Xeon Scalable processor (code-named Emerald Rapids). Intel announced 5th Gen Xeon as the company's next Performance-core (P-core) product during an investor webinar on March 29, 2023. (Credit: Intel Corporation)
Semiconductors

Intel to spin out Programmable Solutions Group under Sandra Rivera

October 4, 2023
Next Post

TI implements H.265 on KeyStone multicore DSPs

Please login to join discussion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version