• Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Wednesday, May 13, 2026
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » NVIDIA NVQLink Sees Adoption by National Labs

NVIDIA NVQLink Sees Adoption by National Labs

November 17, 2025
in All
A A

NVIDIA advances quantum-classical integration as more than a dozen scientific computing centers adopt NVQLink to connect quantum processors with the Grace-Blackwell accelerated computing platform. Centers across Asia, Europe, the Middle East, Australia, and the U.S. plan to deploy the open interconnect to run hybrid quantum-GPU workflows using the CUDA-Q platform. The move signals an industry-wide shift toward quantum-GPU supercomputers designed to handle real-time error correction, ultra-low-latency control loops, and scalable entanglement experiments.

NVIDIA says NVQLink delivers sub-4-microsecond latency and 400 Gbps throughput between QPUs and GPUs, enabling 40 petaflops (FP4) of AI performance for hybrid workloads. Early adopters include AIST G-QuAT, RIKEN, KISTI, NCHC Taiwan, Singapore’s NQCH, and Australia’s Pawsey Centre, alongside major European and Middle East HPC sites such as CINECA, GENCI, JSC, NQCC, PCSS, IT4Innovations, TII (UAE), and KAUST. They join U.S. national labs—including ORNL, LBNL, Sandia, Fermilab, and Brookhaven—that have already begun linking their quantum systems to NVIDIA GPUs.

Quantinuum demonstrated the first real-time scalable decoder for qLDPC quantum error-correction codes on its Helios quantum processor using NVQLink, reporting a 67-microsecond reaction time—32× faster than Helios’ required two-millisecond window. NVQLink’s Ethernet-based architecture also gives labs the option to scale classical compute clusters as QPU sizes increase, while maintaining a single programming model through CUDA-Q.

• NVQLink throughput of 400 Gbps with <4 µs latency for GPU–QPU links

• Integrated with NVIDIA CUDA-Q for real-time quantum error correction and hybrid workflows

• Supported across Asia, Europe, Middle East, Australia, and leading U.S. national labs

• Quantinuum’s Helios demonstrates first scalable real-time qLDPC decoding via NVQLink

• Ethernet-based architecture eases expansion of surrounding classical compute

• Designed to integrate diverse quantum processors and control systems

• Enables 40 petaflops FP4 AI performance in hybrid quantum-GPU pipelines

“In the future, supercomputers will be quantum-GPU systems — combining the unique strengths of each,” said Jensen Huang, founder and CEO of NVIDIA. “NVQLink with CUDA-Q is the gateway to that future.”

🌐 Analysis

NVIDIA’s NVQLink strategy positions CUDA-Q as the de facto programming environment for hybrid quantum-classical research, similar to how CUDA defined GPU computing in the 2000s. The broad uptake across national labs and quantum hardware developers—including Quantinuum’s Helios roadmap—signals an emerging consensus that tight GPU integration is essential for real-time decoding and control. Competing approaches include IBM’s Qiskit Runtime with classical acceleration, IonQ’s photonic-QPU network strategy, and Xanadu’s photonic workflows—none of which yet match NVQLink’s standardized GPU-QPU interface or its global supercomputing footprint.

Please see our feature article on NVQLink

ShareTweetShareSummarizeSummarize
Previous Post

IonQ Acquires Skyloom to Build Space Quantum Networking

Next Post

Arm Extends Neoverse With NVIDIA NVLink Fusion

Jim Carroll

Jim Carroll

Editor and Publisher, Converge! Network Digest, Optical Networks Daily - Covering the full stack of network convergence from Silicon Valley

Related Posts

Legal / Regulatory

FCC Clears EchoStar Spectrum Sales to AT&T and SpaceX

May 12, 2026
All

Nebius Breaks Ground on Gigawatt-Scale AI Factory Campus in Missouri

May 12, 2026
Optical

New Expanded Beam Optical MSA Launches

May 12, 2026
5G / 6G / Wi-Fi

Vodafone Bets on Scale, AI, and Convergence in “A New Chapter” Strategy

May 12, 2026
Semiconductors

MinIO Aligns with NVIDIA STX Architecture for AI Inference Memory Tier

May 12, 2026
5G / 6G / Wi-Fi

T-Mobile and Ericsson Trial AI-Native RAN Scheduler on Live 5G Advanced Network

May 12, 2026
Next Post

Arm Extends Neoverse With NVIDIA NVLink Fusion

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Subscribe to Daily Newsletter
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version