• Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Sunday, June 7, 2026
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Napatech debuts IPU powered by Intel Xeon + Agilex 7 FPGA

Napatech debuts IPU powered by Intel Xeon + Agilex 7 FPGA

September 14, 2023
in Data Centers
A A

Napatech introduced a 200 Gbps IPU (infrastructure processing unit) based on the Intel IPU Platform F2000X-PL, which leverages an an Intel Xeon D SoC and Intel Agilex 7 FPGA.

Napatech’s F2070XTM IPU is engineered for cloud, enterprise, and telecom data centers that are optimized for hybrid multi-cloud and edge-computing architectures, supporting applications that may be virtualized (virtual machines), cloud-native (containers), bare-metal and microservices-based.

The Napatech F2070X IPU is a 200 Gbps card that includes two ports configurable for 10, 25, and 100 gigabit Ethernet. Multiple versions are
available in various SoC, FPGA, and memory configurations, and are supported in standard, high-volume servers from multiple manufacturers.

The F2070X IPU is powered by Napatech’s feature-rich software and high-velocity roadmap that deliver NIC functionality, while offloading and accelerating networking (OVS), Storage (NVMe/TCP), Security (TLS), and other workloads.

Key benefits of IPUs:

  • Performance: hardware-based, line-rate forwarding with sophisticated packet processing.
  • Efficiency: offloading of infrastructure processes, reclaiming valuable host CPU resources for applications and services.
  • Customization: software and hardware programmable, delivering hardware performance at the speed of software
    innovation.
  • Security: Hard isolation between tenant applications and services, and operator infrastructure processes.
  • Sustainability: tenant and service scalability per server, reducing cost, power, and cooling per rack.
  • Ease of Use: The Intel Xeon® D processor simplifies moving the networking and storage stacks from the host to the
    IPU.

“Napatech is pleased to have reached this important milepost in our collaboration with Intel,” said Henrik Brill Jensen, CEO of Napatech. “Our joint efforts to bring IPU hardware and software solutions to IT organizations of every size unlock new high-growth markets for our products, and underpin our aim for transformational growth of our business.”

“Our collaboration with Napatech is an indication of our commitment to expanding our leadership in infrastructure processing in data center networks,” said Jim Dworkin, Vice President and General Manager of the Cloud & Enterprise Acceleration Division at Intel. “We are pleased to collaborate with Napatech to combine the high performance of Intel Agilex 7 FPGAs with Napatech’s production-grade hardware and software expertise. Napatech’s upcoming F2070X IPU isa high-performance data center infrastructure server on a PCIe card that can help deliver the scalable and high-performance products, solutions, and services customers require to make their cloud and enterprise data centers moreefficient and cost-effective with high feature velocity.”

Source: Napatech
Tags: IntelIPUNapatech
ShareTweetShareSummarizeSummarize
Previous Post

SES partners with Starlink on MEO-LEO for cruise ships

Next Post

KKR to acquire 20% in Singtel’s data centre business

Jim Carroll

Jim Carroll

Editor and Publisher, Converge! Network Digest, Optical Networks Daily - Covering the full stack of network convergence from Silicon Valley

Related Posts

Financials

Intel Appoints Client Computing Chief and CTO

May 4, 2026
All

Intel Q1 2026: AI Drives 22% Data Center Growth, Foundry Revenue Up

April 23, 2026
Semiconductors

Intel, Google Expand AI Infrastructure Pact Around Xeon and Custom IPUs

April 9, 2026
AI Infrastructure

SambaNova and Intel Advance Heterogeneous Architecture for Agentic AI Inference

April 8, 2026
Semiconductors

Intel Foundry Demos 19 μm GaN Chiplet with Integrated Logic 

April 8, 2026
All

Intel Confirms Role in Terafab Initiative

April 7, 2026
Next Post

KKR to acquire 20% in Singtel’s data centre business

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version