• Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
Tuesday, June 23, 2026
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io
No Result
View All Result
Converge Digest
No Result
View All Result

Home » Marvell advances its high-speed interconnects on TSMC’s 3nm node

Marvell advances its high-speed interconnects on TSMC’s 3nm node

April 19, 2023
in Semiconductors
A A

Marvell demonstrated high-speed, ultra-high bandwidth silicon interconnects produced on TSMC’s 3-nanometer (3nm) process. This includes Marvell’s 112G XSR SerDes (serializer/de-serializer), Long Reach SerDes, PCIe Gen 6 / CXL 3.0 SerDes, and a 240 Tbps parallel die-to-die interconnect.

SerDes and parallel interconnects serve as high-speed pathways for exchanging data between chips or silicon components inside chiplets. Together with 2.5D and 3D packaging, these technologies will eliminate system-level bottlenecks to advance the most complex semiconductor designs. SerDes also help reduce pins, traces and circuit board space to reduce cost. A rack in a hyperscale data center might contain tens of thousands of SerDes links.

The new parallel die-to-die interconnect, for example, enables aggregate data transfers up to 240 Tbps, 45% faster than available alternatives for multichip packaging applications.

Marvell incorporates its SerDes and interconnect technologies into its flagship silicon solutions including Teralynx switches, PAM4 and coherent DSPs, Alaska Ethernet physical layer (PHY) devices, OCTEON processors, Bravera storage controllers, Brightlane automotive Ethernet chipsets, and custom ASICs. Moving to a 3nm process enables engineers to lower the cost and power consumption of chips and computing systems while maintaining signal integrity and performance.

“Interconnects are taking on heightened importance as clouds and other computing systems grow in size, complexity and capability. Our advanced SerDes and parallel interfaces will play a significant role in providing a platform for developing chips with best-in-class bandwidth, latency, bit error rate, and power efficiency for meeting the demands of AI and other complex workloads,” said Raghib Hussain, president of products and technologies at Marvell. “We are proud to be able to deliver such advances on TSMC’s 3nm technology and take semiconductor designs to the next level for our customers around the world.”

  • Marvell was also the first data infrastructure silicon supplier to respectively sample and commercially release its 112G SerDes and has been a leader in data infrastructure products based on TSMC’s 5nm process.
Source: Marvell
Tags: 3nmMarvellTSMC
ShareTweetShareSummarizeSummarize
Previous Post

SK hynix samples 12-layer HBM3 chip with 24 GB capacity

Next Post

New Middle Mile: Hyperscaler and cloud trends

Jim Carroll

Jim Carroll

Editor and Publisher, Converge! Network Digest, Optical Networks Daily - Covering the full stack of network convergence from Silicon Valley

Related Posts

Optical

Tower + Marvell Milestone: 5 Million Coherent PICs Shipped

June 18, 2026
Financials

Marvell Names Dan Durn as CFO, Reaffirms Fiscal Q2 Outlook

June 12, 2026
Semiconductors

Marvell CEO: AI Scaling Has Become a Connectivity Challenge

June 5, 2026
Automotive Networking

Marvell Launches 102.4 Tbps Teralynx T100 Switch

June 1, 2026
Financials

Marvell Posts Record $2.418B Quarter as AI Infrastructure Surges

May 27, 2026
Optical

Marvell Adds Plasmonics to Optical Stack with Polariton Acquisition

April 22, 2026
Next Post

New Middle Mile: Hyperscaler and cloud trends

Categories

  • 5G / 6G / Wi-Fi
  • AI Infrastructure
  • All
  • Automotive Networking
  • Blueprints
  • Clouds and Carriers
  • Data Centers
  • Enterprise
  • Explainer
  • Feature
  • Financials
  • Last Mile / Middle Mile
  • Legal / Regulatory
  • Optical
  • Quantum
  • Research
  • Security
  • Semiconductors
  • Space
  • Start-ups
  • Subsea
  • Sustainability
  • Video
  • Webinars

Archives

Tags

5G All AT&T Australia AWS Blueprint columns BroadbandWireless Broadcom China Ciena Cisco Data Centers Dell'Oro Ericsson FCC Financial Financials Huawei Infinera Intel Japan Juniper Last Mile Last Mille LTE Mergers and Acquisitions Mobile NFV Nokia Optical Packet Systems PacketVoice People Regulatory Satellite SDN Service Providers Silicon Silicon Valley StandardsWatch Storage TTP UK Verizon Wi-Fi
Converge Digest

A private dossier for networking and telecoms

Follow Us

  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

No Result
View All Result
  • Home
  • About
  • Events Calendar
  • Blueprint Guidelines
  • Privacy Policy
  • Manage Email Delivery
  • NextGenInfra.io

© 2026 Converge Digest - A private dossier for networking and telecoms.

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. Visit our Privacy and Cookie Policy.
Go to mobile version